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Silicon oxide gate dielectric is now being pushed to both its technological and theoretical limits. The equivalent oxide thickness ͑EOT͒ in the 4-Gbit generation dynamic random access memory ͑DRAM͒ will be scaled down further to 0.22 nm which is very close to the structural limit of silicon dioxide, as the Si-O bond in silicon oxide is 0.17 nm. The high tunneling leakage current is not acceptable for the scaling of SiO 2 below the thickness of 1.0 nm. Numerous attempts in the search for alternate gate dielectrics have been carried out by using hafnium dioxide to replace SiO 2 as the gate dielectric due to its high dielectric constant ͑25-30͒, wide energy bandgap ͑ϳ5.68 eV͒, and high stability with the Si surface. [2] [3] [4] Unfortunately, for high-k gate dielectrics, there is a hysteresis phenomenon in its capacitance-voltage ͑C-V͒ characteristics. 5, 6 This hysteresis induces a flatband voltage shift, and threshold voltage instability when it is applied to MOSFETs. Therefore, some methods, such as co-sputtering of silicon, and aluminum with hafnium to deposit hafnium silicate and aluminate dielectrics, 7, 8 the use of nitric gas for chemical vapor deposition ͑CVD͒ 9 or oxidizing sputtered metal nitride like HfN 10 to form hafnium oxynitride ͑HfON͒ films, and post-deposition NH 3 plasma treatment methodology 11 were used to improve the hysteresis phenomenon and thermal stability. In this work, we propose a CF 4 plasma treatment methodology to investigate its effects on HfO 2 gate dielectrics. Leakage current and hysteresis phenomenon were much improved for the HfO 2 gate dielectrics treated by CF 4 plasma. The results show that fluorine atoms were accumulate into the HfO 2 dielectrics to form Hf-F bonding by CF 4 plasma, resulting in the reduction of gate leakage current, charge trapping, and the hysteresis.
Metal-insulator-semiconductor ͑MIS͒ capacitors were fabricated. The starting material for MIS capacitor fabrication is ͗100͘ p-type Si substrate with a resistivity in the range of 10-15 ⍀ cm. Following the standard cleaning process, an HfO 2 layer of about 10 nm thick was deposited by reactive sputtering of hafnium metal in oxygen and argon ambient. This thickness is too thick to use as an application of the high-k dielectric in future Si technology. The purpose of using a thicker film at the present stage is for the ease of studying both the physical properties of bulk and interface using secondary ion mass spectroscopy ͑SIMS͒, and electron spectroscopy for chemical analysis ͑ESCA͒. Compared to the control sample ͑without CF 4 plasma, denoted as W/O͒, after the gate dielectric deposition, some samples were processed by CF 4 plasma at 50 W for 1 and 5 min, denoted as P-1 and P-5, respectively. In order to know the thermal stability for the MIS capacitors, post deposition annealing ͑PDA͒ under the rapid thermal system for 1 min in an N 2 ambient at 700°C was demonstrated for W/O, P-1, and P-5 samples, denoted as W/O/A, P-1/A, and P-5/A, respectively. TaN film of 50 nm was deposited by reactive RF sputter. Thereafter, a 300 nm thick Al film was deposited on the TaN film by thermal evaporator. The gate of the capacitor was defined lithographically and then etched. Finally, a 300 nm thick Al film was deposited on the backside of the wafer to form the ohmic contact. The high frequency ͑100 kHz͒ capacitancevoltage ͑C-V͒ characteristics and current-voltage ͑J-V͒ curves were measured by HP4284 and Keithly 4200, respectively, and the effective oxide thickness ͑EOT͒ was extracted from the high frequency capacitance under the accumulation region without considering the quantum effect. In addition, the fluorine concentration was analyzed by SIMS. The Hf-O and Hf-F bondings were analyzed by ESCA.
The CF 4 plasma and PDA effects on the current voltage characteristics are shown in Fig. 1 . For the CF 4 plasma effects, the gate leakage current of the CF 4 plasma treated samples ͑P-1 and P-5͒ was much smaller than that of the W/O ͑without plasma͒ sample. The gate leakage current was decreased with the increase in CF 4 plasma treatment. The gate leakage current of the HfO 2 gate dielectrics after 700°C PDA, was increased due to the crystallization after thermal annealing for HfO 2 gate dielectrics, and the resulting grain boundaries are thought to act as significant leakage pathways. Possible crystallization of HfO 2 can occur, and when it does it results in an increase in the leakage current for all samples, whether treated by CF 4 plasma or not. Compared to the as-deposited sample without post-CF 4 plasma treatment ͑solid triangle markers in Fig. 1 , the leakage current at a gate voltage of 2 volts increases three orders after PDA ͑open triangle markers͒. However, for the as-deposited samples with post-CF 4 plasma ͑solid square and circle markers in Fig. 1 , the leakage current at gate voltage of 2 volts increased slightly after PDA ͑open square and circle markers͒. This was due to the fact that the fluorine incorporation retarded the crystallisation of HfO 2 gate dielectrics, and improved the thermal stability of the HfO 2 thin film. In addition, the breakdown voltage was also improved for CF 4 plasma treated samples ͑P-1 and P-5͒. This means that fluorine incorporation into the HfO 2 gate dielectrics to strengthens the HfO 2 thin film. The normalized C-V hysteresis curves are shown in Fig. 2 for all samples without PDA. According to the innerinterface trapping model, 12 majority carriers would trap at the inner-interface of the HfO 2 thin film. This phenomenon makes the C-V curve shift during the capacitance-voltage measurement. After CF 4 plasma treatment, the fluorine atoms were incorporated into the interfacial layer ͑HfO 2 -Si interface͒ resulting in less charge trapping. The C-V hysteresis was improved with an increasing CF 4 plasma treatment time. As is evident, the HfO 2 thin films with CF 4 plasma treatment at 5 min ͑P-5͒ showed the smallest C-V hysteresis, of only 10 mV. The inset of Fig. 2 was the Weibull distribution for the magnitude of C-V hysteresis for all samples without PDA. The samples with CF 4 plasma treatment showed less C-V hysteresis, especially for the samples with long CF 4 plasma treatment time ͑sample, P-5͒.
A typical fluorine profile measured by secondary ion mass spectroscopy ͑SIMS͒ proves that the fluorine atoms were incorporated into the HfO 2 thin films after post-CF 4 plasma treatment, as shown in Fig. 3 . The amount of the fluorine atoms increased with the increase in CF 4 plasma treatment time. In addition, the fluorine atoms showed two peaks in the SIMS analysis, indicating that fluorine atoms almost entirely distributed in the surface of the Si substrate and the interface between the TaN gate and the HfO 2 thin film. This phenomenon shows that after post-CF 4 plasma treatment, the fluorine atoms would first accumulate at the surface of the HfO 2 thin film and then diffused through the HfO 2 thin film to terminate the dangling bond and accumulate at the interfacial layer between the HfO 2 thin film and the Si substrate as illustrated in Fig. 3 . However, we still can find some fluorine atoms accumulated in the HfO 2 thin film, thus we can conclude that the fluorine will distribute in all the HfO 2 gate dielectrics after CF 4 plasma treatment. Figure  4 shows the Hf 4f ESCA spectra of the as-deposited and P-5 samples ͑CF 4 plasma treated at 5 min͒, respectively. A takeoff angle ͑TOA͒ of 90°was used to measure the ESCA spectra. In Fig. 4͑a͒ , two distinct peaks of the Hf-O bonding at 18.7 and 20.3 eV are evident from the as-deposited sample. The intensity of the Hf 4f of HfO 2 dielectrics with CF 4 plasma treatment was very high and the original peak value at 20.3 eV was blurry as we can see in Fig. 4͑b͒ . This phenomenon means that there was another Hf bonding formation. Therefore, comparing the Hf-O bonds in Hf 4f spectra of HfO 2 gate dielectrics in Fig. 4͑a͒ to those of the HfO 2 dielectrics with CF 4 plasma treatment in Fig. 4͑b͒ CF 4 plasma treatment, as evident from the SIMS profiles in Fig. 3 .
An approach to improve the dielectric properties of the HfO 2 films by using post-CF 4 plasma treatment was proposed. The incorporation of fluorine atoms into the HfO 2 gate dielectrics improved the characteristics including gate leakage current, breakdown voltage and C-V hysteresis. After the incorporation of fluorine atoms, the Hf-F bonding formation led to the reduction of charge trapping. The post-CF 4 plasma treatment technology used in high-k gate dielectrics is a manufacturing approach for future ULSI application.
